

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L7	2	703/13-19.ccls. and (transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and library and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:38
L8	3	703/13-19.ccls. and (transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 10:33
L9	2	716/6-17.ccls. and (transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:39
L10	2	(transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and library and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:38
L11	14	(transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:40
L12	24	(transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/29 11:40

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L7	2	703/13-19.ccls. and (transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and library and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:38
L8	3	703/13-19.ccls. and (transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 10:33
L9	2	716/6-17.ccls. and (transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:39
L10	2	(transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and library and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:38
L11	14	(transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/06/29 11:40
L12	24	(transistor near6 delay same (estimat\$3 or simulat\$3 or calculat\$3) and saturation adj region)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/29 12:09
L13	2	"6552551".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/29 12:10
L14	2	"6546537".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/29 12:10

Day : Thursday  
 Date: 6/29/2006  
 Time: 12:08:00

# PALM INTRANET

## Inventor Name Search Result

Your Search was:

Last Name = KOMODA

First Name = MICHIO

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">07878614</a>	<a href="#">5379232</a>	150	05/05/1992	LOGIC SIMULATOR	KOMODA, MICHIO
<a href="#">07907054</a>	Not Issued	161	07/01/1992	MASTER SLICE LSI WITH FAULT DETECTION CIRCUITRY	KOMODA, MICHIO
<a href="#">07929828</a>	<a href="#">5515291</a>	150	08/14/1992	APPARATUS FOR CALCULATING DELAY TIME IN LOGIC FUNCTIONAL BLOCKS	KOMODA, MICHIO
<a href="#">08007148</a>	<a href="#">5347178</a>	250	01/21/1993	CMOS SEMICONDUCTOR LOGIC CIRCUIT WITH MULTIPLE INPUT GATES	KOMODA, MICHIO
<a href="#">08049412</a>	Not Issued	161	04/20/1993	SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF DESIGNING TEST PATTERN FOR THE SAME	KOMODA, MICHIO
<a href="#">08100117</a>	<a href="#">5473548</a>	150	07/30/1993	APPARATUS FOR COMPUTING POWER CONSUMPTION OF MOS TRANSISTOR LOGIC FUNCTION BLOCK	KOMODA, MICHIO
<a href="#">08100992</a>	<a href="#">5438524</a>	250	08/03/1993	LOGIC SYNTHESIZER	KOMODA, MICHIO
<a href="#">08212788</a>	<a href="#">5541861</a>	150	03/15/1994	LOGIC SIMULATOR	KOMODA, MICHIO
<a href="#">08212926</a>	<a href="#">5444647</a>	150	03/15/1994	MULTIPLIER CIRCUIT AND DIVISION CIRCUIT WITH A ROUND-OFF FUNCTION	KOMODA, MICHIO
<a href="#">08432924</a>	Not Issued	161	05/01/1995	MASTER SLICE LSI WITH FAULT DETECTION CIRCUITRY	KOMODA, MICHIO
<a href="#">08433013</a>	<a href="#">5619440</a>	150	05/03/1995	MULTIPLIER CIRCUIT WITH	KOMODA, MICHIO

ROUNDING-OFF FUNCTION				
<u>08757109</u>	5729126	250	12/02/1996	MASTER SLICE LSI WITH INTEGRATED FAULT DETECTION CIRCUITRY
<u>08915079</u>	6510404	150	08/20/1997	GATE DELAY CALCULATION APPARATUS AND METHOD THEREOF USING PARAMETER EXPRESSING RC MODEL SOURCE RESISTANCE VALUE
<u>08956872</u>	6000050	150	10/23/1997	METHOD FOR MINIMIZING GROUND BOUNCE DURING DC PARAMETRIC TESTS USING BOUNDARY SCAN REGISTER
<u>09037037</u>	6076178	150	03/09/1998	TEST CIRCUIT AND METHOD FOR DC TESTING LSI CAPABLE OF PREVENTING SIMULTANEOUS CHANGE OF SIGNALS
<u>09100025</u>	6073265	150	06/19/1998	PIPELINE CIRCUIT WITH A TEST CIRCUIT WITH SMALL CIRCUIT SCALE AND AN AUTOMATIC TEST PATTERN GENERATING METHOD FOR TESTING THE SAME
<u>09377037</u>	6678849	150	08/19/1999	SEMICONDUCTOR INTEGRATED CIRCUIT AND TEST PATTERN GENERATION METHOD THEREFOR
<u>09453795</u>	6292043	150	12/03/1999	SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH CORE POSITIONED CLOCK BUFFER AND PAD
<u>09497172</u>	6546537	150	02/03/2000	WIRING DATA GENERATION METHOD AND WIRING DATA GENERATION APPARATUS ALLOWING INCONSISTENCY BETWEEN BLOCK INTERNAL LINES AND BLOCK EXTERNAL LINES
<u>09878352</u>	6552551	150	06/12/2001	METHOD OF PRODUCING LOAD FOR DELAY TIME CALCULATION AND RECORDING MEDIUM
09879197	Not	71	06/13/2001	Delay time estimation method and

	Issued			recording medium storing estimation program	
<a href="#"><u>09921604</u></a>	6925624	150	08/06/2001	CIRCUIT MODIFICATION METHOD	KOMODA, MICHIO
<a href="#"><u>09970878</u></a>	7039573	150	10/05/2001	METHOD OF FORMULATING LOAD MODEL FOR GLITCH ANALYSIS AND RECORDING MEDIUM WITH THE METHOD RECORDED THEREON	KOMODA, MICHIO
<a href="#"><u>10133672</u></a>	Not Issued	161	04/29/2002	Gate delay calculation apparatus and method thereof using parameter expressing RC model source resistance value	KOMODA, MICHIO
<a href="#"><u>10141923</u></a>	Not Issued	161	05/10/2002	Linear Filter circuit	KOMODA, MICHIO
<a href="#"><u>11174542</u></a>	Not Issued	30	07/06/2005	Delay calculation method capable of calculating delay time with small margin of error	KOMODA, MICHIO
<a href="#"><u>11205149</u></a>	Not Issued	20	08/17/2005	Automatic-arrangement-wiring apparatus for and program for performing layout of integrated circuit	KOMODA, MICHIO

Inventor Search Completed: No Records to Display.

**Search Another: Inventor**

Last Name

First Name

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page